vissza a tantárgylistához   nyomtatható verzió    

    High Performance Microcontrollers and Interfaces

    A tantárgy neve magyarul / Name of the subject in Hungarian: Nagyteljesítményű mikrokontrollerek és interfészek

    Last updated: 2020. december 26.

    Budapest University of Technology and Economics
    Faculty of Electrical Engineering and Informatics
    Electrical Engineering M.Sc.         
    Computer Based Systems Major Specialization         
    Course ID Semester Assessment Credit Tantárgyfélév
    VIAUMA07 1 2/1/0/v 4  
    3. Course coordinator and department Dr. Tevesz Gábor,
    4. Instructors
    Name: Title: Department:
    Dr. Gábor Tevesz associate professor
    Department of Automation and Applied Informatics
    Domokos Kiss assistant lecturer Department of Automation and Applied Informatics
    Dr. Ákos Nagy assistant professor Department of Automation and Applied Informatics
    Viktor Kovács assistant lecturer
    Department of Automation and Applied Informatics
    5. Required knowledge Basic knowledge in the field of microcontrollers, basic principles and design methods of digital systems.
    6. Pre-requisites
    Kötelező:
    NEM ( TárgyEredmény( "BMEVIAUM167" , "jegy" , _ ) >= 2
    VAGY
    TárgyEredmény("BMEVIAUM167", "FELVETEL", AktualisFelev()) > 0
    VAGY
    TárgyEredmény( "BMEVIAUMA18", "jegy" , _ ) >= 2
    VAGY
    TárgyEredmény("BMEVIAUMA18", "FELVETEL", AktualisFelev()) > 0)
    VAGY Szak("6N-MA") VAGY Szak("6NAMAR") // KJK AVCE

    A fenti forma a Neptun sajátja, ezen technikai okokból nem változtattunk.

    A kötelező előtanulmányi rend az adott szak honlapján és képzési programjában található.

    Ajánlott:
    7. Objectives, learning outcomes and obtained knowledge Wide inside is given of the computer system architectures, high performance microcontroller architectures and their building blocks. Convectional architectures are analyzed then special architectures (ARM, DSP, network and graphic processors, GPGPU) are dealt with and compared with the SoC devices with soft and hard processors. Methods increasing the performance, security and reliability, decreasing power consumption are treated. Mechanical, electrical and logical aspects of bus systems connecting parts of control systems are treated in detail. Diagnostic methods of WEB, mobile, etc. based control systems are also introduced.
    8. Synopsis High performance microcontrollers (9 lectures)
    • Computer architectures (1 lecture)
    • Definitions (instruction set, micro- and computer architecture), dynamic and static interface, characteristics of a good architecture, motivation of development, stages of development, virtual machines, relations among levels, compilation and interpretation, computer generations.
    • Microarchitectures (2 lectures)
    • Performance of processors: Iron law, simple-, super- and superscalar pipeline processors, VLIW processors, Amdahl’s law.
    • Organization of simple pipeline processors (principle, Earle puffer, highest frequency), arithmetic pipeline, fix point and floating-point arithmetic, instruction pipelines, typical 6-phase pipeline, implementation, real pipelines (RAW, WAW, WAR and control hazards and eliminating them).
    • Superscalar organization: parallel pipelines, diversified pipelined and dynamic pipelines, hazards and their elimination, register renaming, branch prediction.
    • P6 microarchitecture: 3 independent motor, elements of microarchitecture and their functions.
    • Graphics processors (2 lectures)
    • Resolution, color depth, speed, functionality, 2D and 3D graphics in GPUs, graphics pipeline, general purpose applications of GPUs.
    • ARM Cortex A processor family (3 lectures)
    • Features of ARM Cortex A processor family
    • Digital signal processing features in modern controllers: requirements, example of a FIR filter, typical signal processing architectures, circular buffers, MAC, fast loop handling, hardware stack, special addressing modes.
    • Multiprocessor systems (1 lecture)
    • Methods increasing speed, classification of multiprocessor systems, control flow, data flow, demand driven, pattern drives systems. Multicore processors vs. multiprocessor system.
    • Representative systems: systems with local and global memory, solving temperature distribution of a plane. Tightly and loosely coupled MIMD systems.
    • Cache coherency: write back and write through systems, software and hardware methods, directory based and snooping protocols.

    Interfaces and buses (6 lectures)

    • General characteristics of interfaces and buses (1 lecture)
    • Mechanical characteristics
    • Electrical characteristics
    • Logical characteristics.
    • SATA bus (1 lecture)
    • General features, layer structure, physical layer (mechanical and electrical features), data link layer (sending and receiving frames, scrambling, 8b/10b encoding, primitives), transport layer (FIS editing, communication with the data link layer, FIFO puffer management, etc.).
    • SATA Express bus.
    • USB bus (2 lectures)
    • General characteristics: system architecture (bus topology, devices and endpoints), system configuration, connection and disconnection, dataflow types, speed and bandwidth allocation, layer structure of hardware and software.
    • Mechanical interface features: A and B type connectors, mini USB connector, On-The-Go specification, cables.
    • Electrical features: drivers and receivers, signal levels, J and K states, HUB and devices, speed identification, encoding.
    • Logical features: elements of data transmission, packets in a transaction (token, data and handshaking packets), IN, OUT, SETUP and special packets, transactions, USB descriptors, configuration.
    • USB 3.0 features.
    • PCI bus system (1 ½ lectures)
    • Need of its introduction, family members.
    • PCI Express bus: advantages of serial technology, system architecture, layer structure. Element of the physical layer (multiplexers, byte stripping logic, scramblers, 8b/10b encoders, parallel-to-serial converters, clock derivation, word alignment, signal de-emphasis). Packet based  layer protocol (data link layer and transaction layer packets, quality of service, virtual channels and traffic classes).
    • Thunderbolt interface ( ½ lecture)
    System-on-chip systems (4 lectures)
    • General features of SoC (1 lecture)
    • SoB, SoC, PSoC and SoP systems, advantages, disadvantages.
    • IP reuse: soft, hard and firm IP blocks, analog and mixed signal blocks.
    • Communication infrastructure: socket and AXI based infrastructures.
    • Soft processors (1 lecture)
    • Elements of Spartan 6 family: clock network, configurable logic blocks, IO blocks, memory elements, DSP slice.
    • PicoBlaze architecture and resources.
    • MicroBlaze architecture, register structure, instruction set, optional elements, memory interfaces, IP elements, MicroBlaze MCS.
    • Zynq: FPGA based PSoC (2 lectures)
    • Architecture: ARM Cortex-A9 processor (PS), programmable logic (PL), AXI interfaces between PS and PL.
    • PS elements: Application Processing Unit (APU), memory interfaces, IO peripherals (IOP), Central interconnect.
    9. Method of instruction The course consists of lectures and practices, which are alternating during the semester. The lectures mainly contain the theoretical background and case studies are presented in practices.
    10. Assessment
    In lecture term:
    An in-class term test
    In examination period:
    Written exam

    The requisite of the mid-term signature is to attend at the in-class term test and have at least satisfactory (minimum 45%) result. The requisite of attending at an exam is having the mid-term signature. The credits can be obtained by reaching at least satisfactory result at the exam. The final grade consists of the results of the in-class mid-term test (30%) and the exam (70%).

    11. Recaps The in-class term test can be repeated once during the semester and once during the repeat period in accordance with the Code of Studies and Exams (CSE). The possibility of a second replacement can only be provided in justified cases, after individual consultation.
    12. Consultations Upon request, appointed with the lecturer.
    13. References, textbooks and resources Gál T.: Interfésztechnikák. SZAK Kiadó, 2010.
    Gál T., Tevesz G., Kiss D., Nagy Á., Kovács V.: Nagyteljesítményű mikrokontrollerek és interfészek (Electronics textbook – in Hungarian). BME AUT, 2020
    14. Required learning hours and assignment
    Contact hours 42
    Preparation for lectures and practices 21
    Preparation for in-class test
     12
    Preparation for the exam 45
    Total
     120
    15. Syllabus prepared by
    Name: Title: Department:
    Dr. Tibor Gál h. professor Automation and Applied Informatics
    Dr. Gábor Tevesz associate professor
    Department of Automation and Applied Informatics
    Domokos Kiss assistant lecturer Department of Automation and Applied Informatics
    Dr. Ákos Nagy assistant professor Department of Automation and Applied Informatics
    Viktor Kovács assistant lecturer
    Department of Automation and Applied Informatics